

Efficient Cryptographic Computation for Real-World Programs and People

Advancing Algorithms and Systems


Yibin Yang



About Me




About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me



Applied Cryptographer



Zero-Knowledge Proof
Secure Multi-Party Computation





Patient data



Patient data



What is the success rate
for this surgery?






It's 99.9%!


What is the success rate
for this surgery?




Patient data





Zero-Knowledge Proof (ZKP) [GMR85]







Patient data






Patient data

Diagnostic model







Patient data





Patient data

Diagnostic model




Patient data




Patient data


Secure Multi-Party Computation (MPC) [Yao86]



ZKP and MPC are *Generic*:
Being capable of *any* function

ZKP and MPC are *Generic*: Being capable of *any* function





Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enormous potential to improve data privacy protocols in ways that benefit both organizations and individuals. They...

Oct 31, 2024






Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enormous ways that benefit both organizations and individuals.

Oct 31, 2024



Secure Multiparty Computation (SMPC) Market to Reach \$1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computation (SMPC) market revolves around technologies enabling multiple parties to compute a function collaboratively without revealing...

Nov 25, 2024





Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enormous ways that benefit both organizations and individuals.

Oct 31, 2024



Secure Multiparty Computation (SMPC) Market to Reach \$1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computation market is growing rapidly, enabling multiple parties to compute on their data without revealing it to each other.

Nov 25, 2024



European Central Bank is exploring blockchain and MPC technology

The central bank has been experimenting with multiparty computation, which could support the entire European economy in the future.

Jul 10, 2024




F Forbes

Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enormous ways that benefit both organizations and individuals.

Oct 31, 2024



 WhaTech

Secure Multiparty Computation (SMPC) Market to Reach \$1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computation market is growing rapidly, enabling multiple parties to compute on their data without revealing it to each other.

Nov 25, 2024



 Cointelegraph

European Central Bank is exploring blockchain and MPC technology

The central bank has been experimenting with multiparty computation, which could support the entire European economy in the future.

Jul 10, 2024



 Meta

 Microsoft

 coinbase



NEXUS



 amazon

 VISA

 Ligero

 Algorand

**ZKP and MPC deployments
are rare**

ZKP and MPC applications

generators



Poor Usability

Mastering these techniques requires a notably steep learning curve


Poor Usability

Mastering these techniques requires a notably steep learning curve




Poor Usability

Mastering these techniques requires a notably steep learning curve




Poor Usability

Mastering these techniques requires a notably steep learning curve



My Research Focus




 Secure

 Efficient


My Research Focus

Generic Toolchains:

Being capable of *any real-world* computation



Secure





Efficient

My Research Focus

Generic Toolchains:

Being capable of *any real-world* computation






 Secure

 Efficient

My Research Focus

Generic Toolchains:

Being capable of *any real-world* computation






 Secure

 Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation




 Secure

 Efficient


My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation




My Research Focus


Generic Toolchains:
Being capable of *any real-world* computation




Do We Already Have Such a VM?





Do We Already Have Such a VM?



Do We Already Have Such a VM?




New Algorithms
→



Existing Generic Methods:
Being capable of *any* computation


My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation




My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation


Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation



Existing Generic Methods: Being capable of *any* computation



My Generic Toolchains: Being capable of *any real-world* computation



```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) { ...
    // Copy the remaining elements of R[] if there are any
    while (j < n2) { ...
}
```

Existing Generic Methods: Being capable of *any* computation



My Generic Toolchains: Being capable of *any real-world* computation


```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
        k++;
    }


    // Copy the remaining elements of L[] if there are any
    while (i < n1) { ...
    // Copy the remaining elements of R[] if there are any
    while (j < n2) { ...
}
```

Existing Generic Methods:
Being capable of *any* computation



Branching

if C_0 else C_1



My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];


    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {
            arr[k] = L[i];
            i++;
        }
        else {
            arr[k] = R[j];
            j++;
        }
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {
        arr[k] = L[i];
        i++;
        k++;
    }

    // Copy the remaining elements of R[] if there are any
    while (j < n2) {
        arr[k] = R[j];
        j++;
        k++;
    }
}
```


Existing Generic Methods:
Being capable of *any* computation



Branching

if C_0 else C_1

$$C = (1 - b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$



My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];


    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {
            arr[k] = L[i];
            i++;
        }
        else {
            arr[k] = R[j];
            j++;
        }
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {
        arr[k] = L[i];
        i++;
        k++;
    }

    // Copy the remaining elements of R[] if there are any
    while (j < n2) {
        arr[k] = R[j];
        j++;
        k++;
    }
}
```

Existing Generic Methods:
Being capable of *any* computation




Branching

if C_0 else C_1

$$C = (1 - b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$

Memory

$M[i]$



My Generic Toolchains:
Being capable of *any real-world* computation


```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) { ...
    // Copy the remaining elements of R[] if there are any
    while (j < n2) { ...
}
```

Existing Generic Methods:
Being capable of *any* computation




Branching if C_0 else C_1

$$C = (1 - b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$

Memory $M[i]$

$$C = \sum_{j=1}^N (i \stackrel{?}{=} j) \cdot M[j] \quad |C| \approx N$$



My Generic Toolchains:
Being capable of *any real-world* computation


```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];


    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];


    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
        k++;
    }




    // Copy the remaining elements of L[] if there are any
    while (i < n1) { ...
    // Copy the remaining elements of R[] if there are any
    while (j < n2) { ...
}
```



















Prior ZK VMs [BCTV14b, BCTV14a, BCG+13]
 “<10Hz”!






Prior Work




Prior Work




[H¹Y¹DK S&P'21] [YHKD EuroS&P'22] [YH Security'24]

1 Co-first Authorship




Prior Work



[H¹Y¹DK S&P'21] [YHKD EuroS&P'22] [YH Security'24]


1 Co-first Authorship




[YHHKV CCS'23]🏆 [HHKVY Asiacrypt'24]↓🏆 [Yang ePrint'25]

↓🏆 Alphabetic Order

🏆 Distinguished Paper Award




Prior Work




[H¹Y¹DK S&P'21] [YHKD EuroS&P'22] [YH Security'24]


1 Co-first Authorship



[YHHKV CCS'23]🏆 [HHKVY Asiacrypt'24]↓🏆 [Yang ePrint'25]



[YPHK CCS'23] [YHHKV CCS'24]




[YH Security'24]
[YHKD EuroS&P'22]
[H¹Y¹DK S&P'21]


[YHHKV CCS'24]





[HHKVY Asiacrypt'24]↓₂
[YHHKV CCS'23]🏆
[Yang ePrint'25]




[YPHK CCS'23]





[HHKVY Asiacrypt'24]_{↓¹₂}
[YHHKV CCS'23]_🏆
[Yang ePrint'25]







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity





- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)






1. A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)

2. A zero-knowledge (ZK) read-write memory achieving optimal complexity

3. A zero-knowledge (ZK) branching protocol achieving optimal complexity




Notation


Notation



Notation




Prover




Verifier

Notation



$$F(\cdot)$$



Notation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }


        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
}
```

I know w


Alice knows w ,
s.t. $F(w) = 0$



Prover



Verifier



Notation

Soundness

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {
            arr[k] = L[i];
            i++;
        }
        else {
            arr[k] = R[j];
            j++;
        }
        k++;
    }


    // Copy the remaining elements of L[] if there are any
    while (i < n1) {
        arr[k] = L[i];
        i++;
        k++;
    }

    // Copy the remaining elements of R[] if there are any
    while (j < n2) {
        arr[k] = R[j];
        j++;
        k++;
    }
}
```




Prover

I don't know w



Alice is cheating!



Verifier

Notation

Soundness



Prover

I don't know w

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];


    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }

        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
```

Alice is cheating!




Verifier



Notation

Soundness





```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }


        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
}
```

Zero Knowledge



Notation

Soundness





```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }


        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
}
```

Zero Knowledge



Notation

Soundness





```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }

        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
}
```

Zero Knowledge



Notation

Soundness


Zero Knowledge

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];


    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) { ...
        else { ...
            k++;
        }

        // Copy the remaining elements of L[] if there are any
        while (i < n1) { ...
        // Copy the remaining elements of R[] if there are any
        while (j < n2) { ...
    }
}
```



Notation

Soundness



```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];



    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {
            arr[k] = L[i];
            i++;
        }
        else {
            arr[k] = R[j];
            j++;
        }
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {
        arr[k] = L[i];
        i++;
        k++;
    }

    // Copy the remaining elements of R[] if there are any
    while (j < n2) {
        arr[k] = R[j];
        j++;
        k++;
    }
}
```

Zero Knowledge



...

Each costs $O(1)$:

- $[x] + [y] = [x + y]$
- $[x] \cdot [y] = [x \cdot y]$
- $\text{test_zero}([x])$

Challenges and Techniques

Challenges and Techniques




Verifier

Challenges and Techniques



Verifier




Verifier needs to read every instruction;
otherwise, the unread one is not executed


Challenges and Techniques



Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed




Verifier needs to read every slot;
otherwise, the unread one is not executed


Challenges and Techniques




Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed




Verifier needs to read every slot;
otherwise, the unread one is not executed




Challenges and Techniques




Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed




1. We *repeatedly* use the same branching or memory, the linear cost can be effectively amortized over multiple accesses


Challenges and Techniques




Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed




1. We repeatedly use the same branching or memory, the linear cost can be effectively amortized over multiple accesses
2. 🧑 knows everything, 🧑 only needs to verify (Remark: 🧑 can still cheat!)


Challenges and Techniques




Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed



Tech. 1: reuse and amortize

Tech. 2: P knows and helps

IEEE S&P 2021


Zero Knowledge for Everything and Everyone: Fast ZK Processor with Cached ORAM for ANSI C Programs

David Heath* Yibin Yang* David Devecsery Vladimir Kolesnikov




Georgia Institute of Technology


Email: {heath.davidanthony, yyang811, ddevec, kolesnikov}@gatech.edu


*Authors contributed equally









A zero-knowledge (ZK) full-toolchain system for
any ANSI C program at $\approx 10\text{KHz}$ ($\approx \mathbf{1000x}$)























Design




Design




Compile



ZKVM



ZKVM






Zero-knowledge for Everything and Everyone



Design




Compile




Run



ZKVM



ZKVM




Zero-knowledge for Everything and Everyone eZEE-pZEE!

Design

Compile

Run



Demo


Demo

gzip1.3

```
9  #include <stdio.h>
10 #include <ctype.h>
11 #include <sys/types.h>
12 #include <sys/stat.h>
13 #include <errno.h>
14 #include <signal.h>
```

```
1904 h = 0;
1905 do {
1906     hufts = 0;
1907     if ((r = inflate_block(&e)) != 0)
1908         return r;
1909     if (hufts > h)
1910         h = hufts;
1911 } while (!e);
```

```
4454 char *p = strrchr(name, '.');
4455 if (p == NULL) return;
4456 if (p == name) p++;
4457 do {
4458     if (*--p == '.') *p = '_';
4459 } while (p != name);
```



Demo

gzip1.3


I can hack gzip1.3
(found as the
CVE-2005-1228 bug)




```
9  #include <stdio.h>
10 #include <ctype.h>
11 #include <sys/types.h>
12 #include <sys/stat.h>
13 #include <errno.h>
14 #include <signal.h>
```

```
1904 h = 0;
1905 do {
1906     hufts = 0;
1907     if ((r = inflate_block(&e)) != 0)
1908         return r;
1909     if (hufts > h)
1910         h = hufts;
1911 } while (!e);
```

```
4454 char *p = strrchr(name, '.');
4455 if (p == NULL) return;
4456 if (p == name) p++;
4457 do {
4458     if (*--p == '.') *p = '_';
4459 } while (p != name);
```






foo.zip

`gzip -N -d foo.zip`



foo.txt



foo.zip

gzip -N -d foo.zip



foo.txt




foo.zip

gzip -N -d foo.zip



foo.txt

gzip1.3




```
// Check begin
int len_if = strlen(ifname);
int len_of = strlen(ofname);
if (len_of > len_if) asm("CALL Proof");
for (int ind = 0; ind < len_of; ind++)
|   if (ifname[ind] != ofname[ind])
|       asm("CALL Proof");
// Check end
```

Check that the output path is different

```
~/prover > ls
compile.sh  data      gzip.c    lzw.h
config.h    dir-traversal-bug.gz  gzip.h    revision.h
crypt.h     getopt.h  gzip_input  tailor.h
~/prover > cat gzip_input
gzip -N -d dir-traversal-bug.gz
~/prover > ./compile.sh gzip.c
```

```
~/verifier > ls
compile.sh  crypt.h  getopt.h  gzip.h  revision.h
config.h    data    gzip.c    lzw.h  tailor.h
~/verifier > ./compile.sh gzip.c
```




 Secure

 Efficient

Is $\approx 10\text{KHz}$ Fast Enough?


Is $\approx 10\text{KHz}$ Fast Enough?



v.s.



Is $\approx 10\text{KHz}$ Fast Enough?



v.s.



We can run Linux programs
gzip/sed/bzip, and prove the
existence of CVE bugs in $<20\text{s}$

ZK Branching

ZK Branching

We carefully choose the instruction set, resulting in a relatively small CPU “unit” circuit

	Syntax	Semantics
Algebra	MOV $tar \{src\}$	$\mathcal{R}[tar] \leftarrow val(src)$
	CMOV $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \begin{cases} val(src_1), & \text{if } \mathcal{R}[src_0] \neq 0 \\ \mathcal{R}[tar], & \text{otherwise} \end{cases}$
	ADD $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] + val(src_1)$
	SUB $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] - val(src_1)$
	MUL $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \cdot val(src_1)$
	XOR $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \oplus val(src_1)$
	AND $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \wedge val(src_1)$
	OR $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \vee val(src_1)$
	EQZ $tar \ src$	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] = 0 \\ 0, & \text{otherwise} \end{cases}$
	MSB $tar \ src$	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] \geq 2^{31} \\ 0, & \text{otherwise} \end{cases}$
	POW2 $tar \ src$	$\mathcal{R}[tar] \leftarrow 2^{\mathcal{R}[src]}$
Control Flow	JMP $\{dst\}$	$pc \leftarrow val(dst)$
	BNZ $src \{dst\}$	$pc \leftarrow \begin{cases} val(dst), & \text{if } \mathcal{R}[src] \neq 0 \\ pc + 1, & \text{otherwise} \end{cases}$
	PC $tar \{src\}$	$\mathcal{R}[tar] \leftarrow pc + val(src) ; pc \leftarrow pc + 1$
	HALT	– no effect, pc unchanged –
	QED	– no effect, pc unchanged –
Memory	LOAD $tar \ addr_0 \{addr_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)]$
	STORE $src \ addr_0 \{addr_1\}$	$\mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)] \leftarrow \mathcal{R}(src)$
\mathcal{P} Input	INPUT tar	$\mathcal{R}[tar] \leftarrow x$ where $x \in \{0..2^{32} - 1\}$ is chosen by \mathcal{P}
	ORACLE $\{id\}$	honest \mathcal{P} privately calls oracle procedure $val(id)$; $pc \leftarrow pc + 1$

$$val(x) \triangleq \begin{cases} x, & \text{if } x \text{ is an immediate} \\ \mathcal{R}[x], & \text{if } x \text{ is a register id} \end{cases}$$

ZK Branching

We carefully choose the instruction set, resulting in a relatively small CPU “unit” circuit

	Syntax	Semantics
Algebra	MOV $tar \{src\}$	$\mathcal{R}[tar] \leftarrow val(src)$
	CMOV $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \begin{cases} val(src_1), & \text{if } \mathcal{R}[src_0] \neq 0 \\ \mathcal{R}[tar], & \text{otherwise} \end{cases}$
	ADD $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] + val(src_1)$
	SUB $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] - val(src_1)$
	MUL $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \cdot val(src_1)$
	XOR $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \oplus val(src_1)$
	AND $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \wedge val(src_1)$
	OR $tar \ src_0 \{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \vee val(src_1)$
	EQZ $tar \ src$	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] = 0 \\ 0, & \text{otherwise} \end{cases}$
	MSB $tar \ src$	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] \geq 2^{31} \\ 0, & \text{otherwise} \end{cases}$
	POW2 $tar \ src$	$\mathcal{R}[tar] \leftarrow 2^{\mathcal{R}[src]}$
Control Flow	JMP $\{dst\}$	$pc \leftarrow val(dst)$
	BNZ $src \{dst\}$	$pc \leftarrow \begin{cases} val(dst), & \text{if } \mathcal{R}[src] \neq 0 \\ pc + 1, & \text{otherwise} \end{cases}$
	PC $tar \{src\}$	$\mathcal{R}[tar] \leftarrow pc + val(src) ; pc \leftarrow pc + 1$
	HALT	– no effect, pc unchanged –
	QED	– no effect, pc unchanged –
Memory	LOAD $tar \ addr_0 \{addr_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)]$
	STORE $src \ addr_0 \{addr_1\}$	$\mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)] \leftarrow \mathcal{R}(src)$
\mathcal{P} Input	INPUT tar	$\mathcal{R}[tar] \leftarrow x$ where $x \in \{0..2^{32} - 1\}$ is chosen by \mathcal{P}
	ORACLE $\{id\}$	honest \mathcal{P} privately calls oracle procedure $val(id)$; $pc \leftarrow pc + 1$

$$val(x) \triangleq \begin{cases} x, & \text{if } x \text{ is an immediate} \\ \mathcal{R}[x], & \text{if } x \text{ is a register id} \end{cases}$$

ALU($\llbracket x \rrbracket, \llbracket y \rrbracket$) :

$\llbracket z \rrbracket \leftarrow \llbracket 1 \rrbracket \triangleright z$ will in the end denote $x = 0$

for $i \in 0..31$:

$(\llbracket 1 - x_i \rrbracket, \llbracket z \rrbracket) \leftarrow (1 - x_i) \cdot (\llbracket 1 \rrbracket, \llbracket z \rrbracket) \triangleright$ Decompose x into bits and check if x is zero.

$\llbracket pow \rrbracket \leftarrow \llbracket 1 \rrbracket \triangleright pow$ will in the end denote $2^y \bmod 2^{32}$

for $i \in 0..31$:

\triangleright Decompose y into bits, compute bit operations, multiply (with overflow), and compute 2^y

$$\llbracket 2^i x \bmod 2^{32} \rrbracket = \sum_{j=0}^{31-i} 2^{i+j} \cdot \llbracket x_j \rrbracket$$

$$\llbracket \delta_{pow} \rrbracket \leftarrow ((2^{(2^i)} \bmod 2^{32}) - 1) \cdot \llbracket pow \rrbracket$$

$$(\llbracket y_i \rrbracket, \llbracket (x \wedge y)_i \rrbracket, \llbracket y_i \cdot (2^i x \bmod 2^{32}) \rrbracket, \llbracket \delta_{pow} \rrbracket) \leftarrow y_i \cdot (\llbracket 1 \rrbracket, \llbracket x_i \rrbracket, \llbracket 2^i x \bmod 2^{32} \rrbracket, \llbracket \delta_{pow} \rrbracket)$$

$$\llbracket (x \vee y)_i \rrbracket \leftarrow \llbracket x_i \rrbracket + \llbracket y_i \rrbracket - \llbracket (x \wedge y)_i \rrbracket$$

$$\llbracket (x \oplus y)_i \rrbracket \leftarrow \llbracket (x \vee y)_i \rrbracket - \llbracket (x \wedge y)_i \rrbracket$$

$$\llbracket pow \rrbracket \leftarrow \llbracket pow \rrbracket + \llbracket \delta_{pow} \rrbracket$$

$$\text{prove } \llbracket x \rrbracket - \left(\sum_{i=0}^{31} 2^i \cdot \llbracket x_i \rrbracket \right) = \llbracket 0 \rrbracket \quad ; \quad \text{prove } \llbracket y \rrbracket - \left(\sum_{i=0}^{31} 2^i \cdot \llbracket y_i \rrbracket \right) = \llbracket 0 \rrbracket$$

$$\text{return } (\llbracket x + y \rrbracket, \llbracket 2^{32} + x - y \rrbracket, \left(\sum_{i=0}^{31} \llbracket y_i \rrbracket \cdot (2^i x \bmod 2^{32}) \rrbracket \right), \llbracket x \oplus y \rrbracket, \llbracket x \wedge y \rrbracket, \llbracket x \vee y \rrbracket, \llbracket z \rrbracket, \llbracket y_{31} \rrbracket, \llbracket pow \rrbracket)$$

ZK Memory

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



$[b], [i], [D]$

$[M_0]$

$[M_1]$

$[M_2]$

$[M_3]$

$[M_4]$

$[M_5]$


$[M_6]$

$[M_7]$


ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



$[b], [i], [D] \rightarrow [M_i]$



ZK Memory



Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



$[b], [4], [D]$

Tech. 2: P knows and helps



ZK Memory


Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



$[b], [4], [D]$


Tech. 2: P knows and helps



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$O(N) \Rightarrow O(\log N)$ per access



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$O(N) \Rightarrow O(\log N)$ per access



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$




Tech. 1: reuse and amortize

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$




Tech. 1: reuse and amortize

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$O(N) \Rightarrow O(\log N)$ per access



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:


$O(N) \Rightarrow O(\log N)$ per access







ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$O(N) \Rightarrow O(\log N)$ per access







USENIX Security 2024



Two Shuffles Make a RAM: Improved Constant Overhead Zero Knowledge RAM

Yibin Yang

Georgia Institute of Technology

David Heath

University of Illinois Urbana-Champaign



Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$


“Two Shuffles (i.e., Permutations) Make a RAM”

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”




Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”




Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”




Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”




Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”



(T denotes the time of accesses)

Simplifications:


Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots


Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)


Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)


Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)


Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps




Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)

Record

$[0], [M_0], [0]$

$[1], [M_1], [0]$

$[1], [D_0], [1]$

$[0], [D_1], [2]$

$[0], [D_2], [3]$

$[1], [D_3], [4]$


Time = 1 Time = 2 Time = 3 Time = 4

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)




Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)




Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)




Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)




Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1], [D_0]$) Read-Write($[0], [D_1]$) Read-Write($[0], [D_2]$) Read-Write($[1], [D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Concrete improvements over BubbleCache:
12–160×, depending on the network settings

Concrete improvements over BubbleCache:
12–160×, depending on the network settings

“One Shuffle (i.e., Permutation) Makes a ROM”

Concrete improvements over BubbleCache:
12–160×, depending on the network settings

“One Shuffle (i.e., Permutation) Makes a ROM”

ZK RAM and ROM over vectors

Total cost: $O(Nm + Tm)$ for T accesses and length- m vectors

ACM CCS 2023

Batchman and Robin: Batched and Non-batched Branching for Interactive ZK


Yibin Yang
Georgia Institute of Technology, USA
yyang811@gatech.edu

David Heath
University of Illinois
Urbana-Champaign, USA
daheath@illinois.edu

Carmit Hazay
Bar-Ilan University, Ligerio Inc., Israel
Carmit.Hazay@biu.ac.il

Vladimir Kolesnikov
Georgia Institute of Technology, USA
kolesnikov@gatech.edu


Muthuramakrishnan
Venkitasubramaniam
Ligerio Inc., USA
muthu@ligerio-inc.com



Batched Disjunctions

Batched Disjunctions

Containing 2 Branches and 1 Repetition




I know the inputs that make
one of these two circuits to produce
an output of zero



Batched Disjunctions

Containing 2 Branches and 1 Repetition

SHL
AND




I know the inputs that make
one of these two circuits to produce
an output of zero




Batched Disjunctions

Containing 2 Branches and 1 Repetition


SHL
AND



I know the inputs that make
one of these two circuits to produce
an output of zero



Straightforward-but-expensive approach:




Cost: $> 2|C|$

Batched Disjunctions

Containing B Branches and 1 Repetition

SHL
AND
LT
XOR
...



I know the inputs that make
one of these B circuits to produce an
output of zero

$$O(B | C |)$$




Batched Disjunctions

Containing B Branches and R Repetition

SHL
AND
LT
XOR
...

$\times R$



I know R inputs that make
one of these B circuits to produce
an output of zero




$$O(RB | C |)$$

Batched Disjunctions

Containing B Branches and R Repetition


SHL
AND
LT
XOR
...
 $\times R$




I know R inputs that make
one of these B circuits to produce
an output of zero





$$O(RB|C|)$$




$$O(B|C| + R|C|)$$












Topology vector: public and determined by the circuit

$$\text{inner_product}(\vec{tv}, [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$







$[in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]$





$$\exists i, \text{inner_product}(\overrightarrow{tv_i}, [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$





Tech. 2: P knows and helps





$$\exists i, \text{inner_product}(\vec{tv_i}, [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$




$$\text{inner_product}([\overrightarrow{tv_i}], [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$




$$\text{inner_product}([\overrightarrow{tv_i}], [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$



$$\text{inner_product}([\overrightarrow{tv_i}], [in_1 \ in_2 \ in_3 \ in_4 \ \ell_1 \ r_1 \ \ell_1 r_1 \ \ell_2 \ r_2 \ \ell_2 r_2]) = [0]$$



ZK ROM




$$\begin{matrix} \blacksquare \\ \blacksquare \end{matrix} [i_1][i_2] \cdots [i_R] \xrightarrow{\text{magic wand}} [\vec{tv}_{i_1}][\vec{tv}_{i_2}] \cdots [\vec{tv}_{i_R}]$$

$$\text{inner_product}([\vec{tv}_{i_1}], [in_1^{(1)} \ in_2^{(1)} \ in_3^{(1)} \ in_4^{(1)} \ \ell_1^{(1)} \ r_1^{(1)} \ \ell_1^{(1)}r_1^{(1)} \ \ell_2^{(1)} \ r_2^{(1)} \ \ell_2^{(1)}r_2^{(1)}]) = [0]$$

$$\text{inner_product}([\vec{tv}_{i_2}], [in_1^{(2)} \ in_2^{(2)} \ in_3^{(2)} \ in_4^{(2)} \ \ell_1^{(2)} \ r_1^{(2)} \ \ell_1^{(2)}r_1^{(2)} \ \ell_2^{(2)} \ r_2^{(2)} \ \ell_2^{(2)}r_2^{(2)}]) = [0]$$

...

$$\text{inner_product}([\vec{tv}_{i_R}], [in_1^{(R)} \ in_2^{(R)} \ in_3^{(R)} \ in_4^{(R)} \ \ell_1^{(R)} \ r_1^{(R)} \ \ell_1^{(R)}r_1^{(R)} \ \ell_2^{(R)} \ r_2^{(R)} \ \ell_2^{(R)}r_2^{(R)}]) = [0]$$



ZK ROM



$$\begin{bmatrix} i_1 \\ i_2 \\ \vdots \\ i_R \end{bmatrix} \xrightarrow{\text{magic}} [\vec{tv}_{i_1}] [\vec{tv}_{i_2}] \dots [\vec{tv}_{i_R}]$$


Total cost: $O(Nm + Tm)$ for T accesses and length- m vectors

$$\text{inner_product}([\vec{tv}_{i_1}], [in_1^{(1)} \ in_2^{(1)} \ in_3^{(1)} \ in_4^{(1)} \ \ell_1^{(1)} \ r_1^{(1)} \ \ell_1^{(1)} r_1^{(1)} \ \ell_2^{(1)} \ r_2^{(1)} \ \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner_product}([\vec{tv}_{i_2}], [in_1^{(2)} \ in_2^{(2)} \ in_3^{(2)} \ in_4^{(2)} \ \ell_1^{(2)} \ r_1^{(2)} \ \ell_1^{(2)} r_1^{(2)} \ \ell_2^{(2)} \ r_2^{(2)} \ \ell_2^{(2)} r_2^{(2)}]) = [0]$$

...

$$\text{inner_product}([\vec{tv}_{i_R}], [in_1^{(R)} \ in_2^{(R)} \ in_3^{(R)} \ in_4^{(R)} \ \ell_1^{(R)} \ r_1^{(R)} \ \ell_1^{(R)} r_1^{(R)} \ \ell_2^{(R)} \ r_2^{(R)} \ \ell_2^{(R)} r_2^{(R)}]) = [0]$$



ZK ROM



$$\begin{matrix} \blacksquare \\ \blacksquare \end{matrix} [i_1][i_2] \cdots [i_R] \xrightarrow{\text{magic wand}} [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}] \cdots [\overrightarrow{tv_{i_R}}]$$


$$O(B|C| + R|C|)$$

$$\text{inner_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \ in_2^{(1)} \ in_3^{(1)} \ in_4^{(1)} \ \ell_1^{(1)} \ r_1^{(1)} \ \ell_1^{(1)}r_1^{(1)} \ \ell_2^{(1)} \ r_2^{(1)} \ \ell_2^{(1)}r_2^{(1)}]) = [0]$$

$$\text{inner_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \ in_2^{(2)} \ in_3^{(2)} \ in_4^{(2)} \ \ell_1^{(2)} \ r_1^{(2)} \ \ell_1^{(2)}r_1^{(2)} \ \ell_2^{(2)} \ r_2^{(2)} \ \ell_2^{(2)}r_2^{(2)}]) = [0]$$

...

$$\text{inner_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \ in_2^{(R)} \ in_3^{(R)} \ in_4^{(R)} \ \ell_1^{(R)} \ r_1^{(R)} \ \ell_1^{(R)}r_1^{(R)} \ \ell_2^{(R)} \ r_2^{(R)} \ \ell_2^{(R)}r_2^{(R)}]) = [0]$$



ZK ROM



$$\begin{matrix} \blacksquare \\ \blacksquare \end{matrix} [i_1][i_2] \cdots [i_R] \xrightarrow{\text{magic wand}} [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}] \cdots [\overrightarrow{tv_{i_R}}]$$

$$O(B|C| + R|C|)$$


$$\text{inner_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \ in_2^{(1)} \ in_3^{(1)} \ in_4^{(1)} \ \ell_1^{(1)} \ r_1^{(1)} \ \ell_1^{(1)}r_1^{(1)} \ \ell_2^{(1)} \ r_2^{(1)} \ \ell_2^{(1)}r_2^{(1)}]) = [0]$$

$$\text{inner_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \ in_2^{(2)} \ in_3^{(2)} \ in_4^{(2)} \ \ell_1^{(2)} \ r_1^{(2)} \ \ell_1^{(2)}r_1^{(2)} \ \ell_2^{(2)} \ r_2^{(2)} \ \ell_2^{(2)}r_2^{(2)}]) = [0]$$


$$O(R|C|)$$

...

$$\text{inner_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \ in_2^{(R)} \ in_3^{(R)} \ in_4^{(R)} \ \ell_1^{(R)} \ r_1^{(R)} \ \ell_1^{(R)}r_1^{(R)} \ \ell_2^{(R)} \ r_2^{(R)} \ \ell_2^{(R)}r_2^{(R)}]) = [0]$$



ZK ROM



$$\begin{matrix} \blacksquare \\ \blacksquare \end{matrix} [i_1][i_2] \cdots [i_R] \xrightarrow{\text{magic wand}} [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}] \cdots [\overrightarrow{tv_{i_R}}]$$

$$O(B|C| + R|C|)$$


$$\text{inner_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \ in_2^{(1)} \ in_3^{(1)} \ in_4^{(1)} \ \ell_1^{(1)} \ r_1^{(1)} \ \ell_1^{(1)}r_1^{(1)} \ \ell_2^{(1)} \ r_2^{(1)} \ \ell_2^{(1)}r_2^{(1)}]) = [0]$$

$$\text{inner_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \ in_2^{(2)} \ in_3^{(2)} \ in_4^{(2)} \ \ell_1^{(2)} \ r_1^{(2)} \ \ell_1^{(2)}r_1^{(2)} \ \ell_2^{(2)} \ r_2^{(2)} \ \ell_2^{(2)}r_2^{(2)}]) = [0]$$

$$O(R|C|)$$

...


$$\text{inner_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \ in_2^{(R)} \ in_3^{(R)} \ in_4^{(R)} \ \ell_1^{(R)} \ r_1^{(R)} \ \ell_1^{(R)}r_1^{(R)} \ \ell_2^{(R)} \ r_2^{(R)} \ \ell_2^{(R)}r_2^{(R)}]) = [0]$$



1. A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)


2. A zero-knowledge (ZK) read-write memory achieving optimal complexity

3. A zero-knowledge (ZK) branching protocol achieving optimal complexity





Future Work



KHz

My PhD




Past

Future Work

Hz


MHz

GHz




KHz

My PhD



Past


Hz




Future Work


MHz

GHz





- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)







- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)






- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)






- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at $\approx 10\text{KHz}$ ($\approx 1000\times$)
- A two-party computation (2PC) full-toolchain system for any assembly program at $\approx 1\text{KHz}$ ($\approx 1000\times$)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity ($\approx 100\times$)




Building Better Crypto VM

With the help of compilers, systems, PL, hardware, ...



Building Better Crypto VM




With the help of compilers, systems, PL, hardware, ...



Building Better Crypto VM

With the help of compilers, systems, PL, hardware, ...

Programming
Languages





Secure

Efficient


Building Better Crypto VM

With the help of compilers, systems, PL, hardware, ...

Programming
Languages





Hardware




Secure


Efficient








**The state-of-the-art ZKML (Hao et al. USENIX Security'24)
uses my open-sourced ZK ROM to improve efficiency!**




[YH Security'24]
[YHKD EuroS&P'22]
[H¹Y¹DK S&P'21]

[YHHKV CCS'24]

[HHKVY Asiacrypt'24]↓₂
[YHHKV CCS'23]🏆
[Yang ePrint'25]




[YPHK CCS'23]




[YH Security'24]
[YHKD EuroS&P'22]
[H¹Y¹DK S&P'21]

[YHHKV CCS'24]

[HHKVY Asiacrypt'24]↓₂¹
[YHHKV CCS'23]🏆
[Yang ePrint'25]




[YPHK CCS'23]



[KLMRYZ ACNS'24]↓₂¹
[MKBM YRCZL NDSS'26]




[RY Asiacrypt'23]↓₂¹




[YH Security'24]
[YHKD EuroS&P'22]
[H¹Y¹DK S&P'21]

[YHHKV CCS'24]

[HHKVY Asiacrypt'24]↓₁²
[YHHKV CCS'23]🏆
[Yang ePrint'25]




[YPHK CCS'23]




[KLMRYZ ACNS'24]↓₁²
[MKBMRYRCZL NDSS'26]



[RY Asiacrypt'23]↓₁²




[HY Eurocrypt'24]↓₁²




[YH Security'24]
[YHKD EuroS&P'22]
[H¹Y¹DK S&P'21]

[YHHKV CCS'24]

[HHKVY Asiacrypt'24]↓₂
[YHHKV CCS'23]🏆
[Yang ePrint'25]




[YPHK CCS'23]




[KLMRYZ ACNS'24]↓₂
[MKBMRYRCZL NDSS'26]




[RY Asiacrypt'23]↓₂




[HY Eurocrypt'24]↓₂



[YBHKR S&P'25]






Make cryptography *easily, efficiently, and securely* accessible for *everyone*, including those with "zero knowledge" in the field




Make cryptography *easily, efficiently, and securely* accessible for *everyone*, including those with "zero knowledge" in the field

Acknowledgements






Make cryptography easily, efficiently, and securely accessible for everyone, including those with "zero knowledge" in the field



Thank you!



<https://yibinyang.info>