Efficient Cryptographic Computation for Real-World Programs and People

Advancing Algorithms and Systems

Yibin Yang

Georgia Tech

About Me

About Me

Applied Cryptographer



About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





About Me

Applied Cryptographer





Zero-Knowledge Proof

Secure Multi-Party Computation



Patient data



Patient data





It's 99.9%!

What is the success rate for this surgery?



Patient data


What is the success rate for this surgery?
$f_{\text{count}}(\cdot)$
99.9%
Patient data

Zero-Knowledge Proof (ZKP) [GMR85]





Patient data





Patient data

Diagnostic model







Patient data



Patient data

Diagnostic model



Patient data

Patient data

Secure Multi-Party Computation (MPC) [Yao86]



ZKP and MPC are *Generic*: Being capable of *any* function

ZKP and MPC are *Generic*: Being capable of *any* function



Forbes

Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enormous potential to improve data privacy protocols in ways that benefit both organizations and individuals. They...

Oct 31, 2024

Forbes

Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enorr
ways that benefit both organizatio

Oct 31, 2024

WhaTech

Secure Multiparty Computation (SMPC) Market to Reach $1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computation (SMPC) market revolves around technologies enabling multiple parties to compute a function collaboratively without revealing...

Nov 25, 2024

Forbes

Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enorr
ways that benefit both organizatio

Oct 31, 2024

WhaTech

Secure Multiparty Computation (SMPC) Market to Reach $1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computati
enabling multiple parties to comp

Nov 25, 2024

Cointelegraph

European Central Bank is exploring blockchain and MPC technology

The central bank has been experimenting with multiparty computation, which could support the entire European economy in the future.

Jul 10, 2024

Forbes

Why Zero-Knowledge Proofs Will Shape The Future Of Data Privacy

Zero-knowledge proofs have enorr
ways that benefit both organizatio

Oct 31, 2024

WhaTech

Secure Multiparty Computation (SMPC) Market to Reach $1.64 Billion by 2031 As Revealed In New Report

The secure multiparty computati
enabling multiple parties to comp

Nov 25, 2024

Cointelegraph

European Central Bank is exploring blockchain and MPC technology

The central bank has been experimenting with multiparty computation, which could support the entire European economy in the future.

Jul 10, 2024

ZKP and MPC deployments are rare

ZKP and MPC deployments are rare

Poor Usability

Mastering these techniques requires a notably steep learning curve

Poor Usability

Mastering these techniques requires a notably steep learning curve

Poor Usability

Mastering these techniques requires a notably steep learning curve



Poor Usability

Mastering these techniques requires a notably steep learning curve



My Research Focus



Secure

Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation



Secure

Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation





Secure

Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation





Secure

Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation







Secure

Efficient

My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation



My Research Focus

Generic Toolchains:
Being capable of *any real-world* computation



Do We Already Have Such a VM?



Do We Already Have Such a VM?



Do We Already Have Such a VM?



Existing Generic Methods:
Being capable of *any* computation

My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Existing Generic Methods:
Being capable of *any* computation



My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Existing Generic Methods:
Being capable of *any* computation



Branching if C_0 else C_1

My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
            k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Existing Generic Methods:
Being capable of *any* computation



Branching if C_0 else C_1

$$C = (1-b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$

My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Existing Generic Methods:
Being capable of *any* computation



Branching if C_0 else C_1

$$C = (1-b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$

Memory $M[i]$

My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Existing Generic Methods:
Being capable of *any* computation



Branching if C_0 else C_1

$$C = (1-b)C_0 + bC_1 \quad |C| \approx |C_0| + |C_1|$$

Memory $M[i]$

$$C = \sum_{j=1}^{N} (i \stackrel{?}{=} j) \cdot M[j] \qquad |C| \approx N$$

My Generic Toolchains:
Being capable of *any real-world* computation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```


INTEL® CORE™ i9
i9-14900KF
SRN49
X340M715


2GB PC2-6400U-666 swissbit®
MEU25664D6BC2EP-30R
Made in Germany


INTEL® CORE™ i9
i9-14900KF
SRN49
X340M715


2GB PC2-6300U-666 swissbit®


ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
b_0, i_0, D_0
$M[i_0]$
b_1, i_1, D_1
$M[i_1]$
b_2, i_2, D_2
$M[i_2]$


INTEL® CORE™ i9
i9-14900KF
SRN49
X340M715


2GB PC2-6300U-666 swissbit®


ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
b_0, i_0, D_0
$M[i_0]$
b_1, i_1, D_1
$M[i_1]$
b_2, i_2, D_2
$M[i_2]$


INTEL® CORE™ i9
i9-14900KF
SRN49
X340M715


2GB PC2-6300U-666 swissbit®
MEU25664D6BC2EP-30R


Branching
Branching
Branching
Branching
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
b_0, i_0, D_0
$M[i_0]$
b_1, i_1, D_1
$M[i_1]$
b_2, i_2, D_2
$M[i_2]$
Memory
Memory
Memory


INTEL® CORE™ i9
i9-14900KF
SRN49
X340M715


2GB PC2-6300U-666 swissbit®
MEU25664D6BC2EP-30R


CPU


RAM


Branching
Branching
Branching
Branching
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
ADD
MUL
SHL
AND
...
b_0, i_0, D_0
$M[i_0]$
b_1, i_1, D_1
$M[i_1]$
b_2, i_2, D_2
$M[i_2]$
Memory
Memory
Memory



Prior ZK VMs [BCTV14b, BCTV14a, BCG+13]
"<10Hz"!





Prior Work



Prior Work



[H[1]**Y**[1]DK S&P'21] [**Y**HKD EuroS&P'22] [**Y**H Security'24]

1 Co-first Authorship



Prior Work



[H[1]**Y**[1]DK S&P'21] [**Y**HKD EuroS&P'22] [**Y**H Security'24]

1 Co-first Authorship



[**Y**HHKV CCS'23]🏆 [HHKV**Y** Asiacrypt'24]🔤 [**Yang** ePrint'25]

🔤 Alphabetic Order

🏆 Distinguished Paper Award



Prior Work



[H[1]**Y**[1]DK S&P'21] [**Y**HKD EuroS&P'22] [**Y**H Security'24]

1 Co-first Authorship



[**Y**HHKV CCS'23]🏆 [HHKV**Y** Asiacrypt'24]🔤 [**Yang** ePrint'25]



[**Y**PHK CCS'23] [**Y**HHKV CCS'24]

🔤 Alphabetic Order

🏆 Distinguished Paper Award



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship







Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



1. A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)

2. A zero-knowledge (ZK) read-write memory achieving optimal complexity

3. A zero-knowledge (ZK) branching protocol achieving optimal complexity



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship

Notation

Notation

Notation

Prover

Verifier

Notation



$$F(\cdot)$$



Notation

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```



Notation

Soundness

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```



Notation

Soundness

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```



Notation

Soundness




```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Zero Knowledge





Notation

Soundness




```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Zero Knowledge





Notation

Soundness



Prover

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Zero Knowledge



Verifier



Notation

Soundness




```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Zero Knowledge





Notation

Soundness



Prover

```
void merge(int arr[], int l, int m, int r)
{
    int i, j, k, n1 = m - l + 1, n2 = r - m;
    int L[n1], R[n2];

    // Copy data to temp arrays L[] and R[]
    for (i = 0; i < n1; i++) L[i] = arr[l + i];
    for (j = 0; j < n2; j++) R[j] = arr[m + 1 + j];

    // Merge the temp arrays back into arr[l..r]
    i = 0, j = 0, k = l;
    while (i < n1 && j < n2) {
        if (L[i] <= R[j]) {…
        else {…
        k++;
    }

    // Copy the remaining elements of L[] if there are any
    while (i < n1) {…
    // Copy the remaining elements of R[] if there are any
    while (j < n2) {…
}
```

Zero Knowledge



Verifier



Each costs $O(1)$:

$$[x] + [y] = [x + y]$$

$$[x] \cdot [y] = [x \cdot y]$$

test_zero($[x]$)

Challenges and Techniques

Challenges and Techniques

Verifier

Challenges and Techniques

Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed

Challenges and Techniques

Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed

Challenges and Techniques

Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed



Challenges and Techniques

Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed



1. **We *repeatedly* use the same branching or memory, the linear cost can be effectively amortized over multiple accesses**

Challenges and Techniques

Verifier





Verifier needs to read every instruction;
otherwise, the unread one is not executed

Verifier needs to read every slot;
otherwise, the unread one is not executed



1. **We *repeatedly* use the same branching or memory, the linear cost can be effectively amortized over multiple accesses**
2. **👧 knows *everything*, 👦 only needs to verify (Remark: 👧 can still cheat!)**

Challenges and Techniques

Verifier



Verifier needs to read every instruction;
otherwise, the unread one is not executed



Verifier needs to read every slot;
otherwise, the unread one is not executed



Tech. 1: reuse and amortize

Tech. 2: P knows and helps

IEEE S&P 2021

Zero Knowledge for Everything and Everyone:

Fast ZK Processor with Cached ORAM for ANSI C Programs

David Heath* Yibin Yang* David Devecsery Vladimir Kolesnikov
Georgia Institute of Technology
Email: {heath.davidanthony,yyang811,ddevec,kolesnikov}@gatech.edu
*Authors contributed equally



A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈ 10KHz ($\approx \mathbf{1000x}$)


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM


LLVM
.ZK
.so
STD_C
PC
CPU
RAM
CPU
RAM
PC
ZKVM
ZKVM

Design





Design

Compile



Zero-knowledge for **E**verything and **E**veryone



Zero-knowledge for **E**verything and **E**veryone
eZEE-pZEE!



Demo

Demo

gzip1.3

```
 9   #include <stdio.h>
10   #include <ctype.h>
11   #include <sys/types.h>
12   #include <sys/stat.h>
13   #include <errno.h>
14   #include <signal.h>
```

```
1904    h = 0;
1905    do {
1906      hufts = 0;
1907      if ((r = inflate_block(&e)) != 0)
1908        return r;
1909      if (hufts > h)
1910        h = hufts;
1911    } while (!e);
```

```
4454     char *p = strrchr(name, '.');
4455     if (p == NULL) return;
4456     if (p == name) p++;
4457     do {
4458         if (*--p == '.') *p = '_';
4459     } while (p != name);
```

Demo

I can hack gzip1.3
(found as the
CVE-2005-1228 bug)

gzip1.3

```
 9   #include <stdio.h>
10   #include <ctype.h>
11   #include <sys/types.h>
12   #include <sys/stat.h>
13   #include <errno.h>
14   #include <signal.h>
```

```
1904    h = 0;
1905    do {
1906      hufts = 0;
1907      if ((r = inflate_block(&e)) != 0)
1908        return r;
1909      if (hufts > h)
1910        h = hufts;
1911    } while (!e);
```

```
4454     char *p = strrchr(name, '.');
4455     if (p == NULL) return;
4456     if (p == name) p++;
4457     do {
4458         if (*--p == '.') *p = '_';
4459     } while (p != name);
```


zip
gzip -N -d foo.zip
foo.zip
foo.txt


zip
gzip -N -d foo.zip
foo.zip
foo.txt


zip
gzip -N -d foo.zip
foo.zip
foo.txt



gzip1.3

```
// Check begin
int len_if = strlen(ifname);
int len_of = strlen(ofname);
if (len_of > len_if) asm("CALL Proof");
for (int ind = 0; ind < len_of; ind++)
    if (ifname[ind] != ofname[ind])
        asm("CALL Proof");
// Check end
```

Check that the output path is different


gconeice@gconeice-ThinkPad-X1-Carbon-Gen-9:~/prover 69x39
~/prover ❯ ls
compile.sh data   gzip.c   lzw.h
config.h   dir-traversal-bug.gz gzip.h   revision.h
crypt.h   getopt.h   gzip_input tailor.h
~/prover ❯ cat gzip_input
gzip -N -d dir-traversal-bug.gz
~/prover ❯ ./compile.sh gzip.c
gconeice@gconeice-ThinkPad-X1-Carbon-Gen-9:~/verifier 69x39
~/verifier ❯ ls
compile.sh crypt.h getopt.h gzip.h revision.h
config.h   data   gzip.c   lzw.h   tailor.h
~/verifier ❯ ./compile.sh gzip.c



Secure

Efficient

Is ≈ 10KHz Fast Enough?

Is ≈ 10KHz Fast Enough?



v.s.

Is ≈ 10KHz Fast Enough?



v.s.

We can run Linux programs gzip/sed/bzip, and prove the existence of CVE bugs in <20s

ZK Branching

ZK Branching

We carefully choose the instruction set, resulting in a relatively small CPU “unit” circuit

	Syntax	Semantics
Algebra	MOV tar $\{src\}$	$\mathcal{R}[tar] \leftarrow val(src)$
	CMOV tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \begin{cases} val(src_1), & \text{if } \mathcal{R}[src_0] \neq 0 \\ \mathcal{R}[tar], & \text{otherwise} \end{cases}$
	ADD tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] + val(src_1))$
	SUB tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] - val(src_1)$
	MUL tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \cdot val(src_1)$
	XOR tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \oplus val(src_1)$
	AND tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \wedge val(src_1)$
	OR tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \vee val(src_1)$
	EQZ tar src	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] = 0 \\ 0, & \text{otherwise} \end{cases}$
	MSB tar src	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] \geq 2^{31} \\ 0, & \text{otherwise} \end{cases}$
	POW2 tar src	$\mathcal{R}[tar] \leftarrow 2^{\mathcal{R}[src]}$
Control Flow	JMP $\{dst\}$	$\texttt{pc} \leftarrow val(dst)$
	BNZ src $\{dst\}$	$\texttt{pc} \leftarrow \begin{cases} val(dst), & \text{if } \mathcal{R}[src] \neq 0 \\ \texttt{pc} + 1, & \text{otherwise} \end{cases}$
	PC tar $\{src\}$	$\mathcal{R}[tar] \leftarrow \texttt{pc} + val(src)$; $\texttt{pc} \leftarrow \texttt{pc} + 1$
	HALT	– no effect, pc unchanged –
	QED	– no effect, pc unchanged –
Memory	LOAD tar $addr_0$ $\{addr_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)]$
	STORE src $addr_0$ $\{addr_1\}$	$\mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)] \leftarrow \mathcal{R}(src)$
$\mathcal{P}$ Input	INPUT tar	$\mathcal{R}[tar] \leftarrow x$ where $x \in \{0..2^{32} - 1\}$ is chosen by $\mathcal{P}$
	ORACLE $\{id\}$	honest $\mathcal{P}$ privately calls oracle procedure $val(id)$; $\texttt{pc} \leftarrow \texttt{pc} + 1$

$$val(x) \triangleq \begin{cases} x, & \text{if } x \text{ is an immediate} \\ \mathcal{R}[x], & \text{if } x \text{ is a register id} \end{cases}$$

ZK Branching

We carefully choose the instruction set, resulting in a relatively small CPU “unit” circuit

	Syntax	Semantics
Algebra	MOV tar $\{src\}$	$\mathcal{R}[tar] \leftarrow val(src)$
	CMOV tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \begin{cases} val(src_1), & \text{if } \mathcal{R}[src_0] \neq 0 \\ \mathcal{R}[tar], & \text{otherwise} \end{cases}$
	ADD tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] + val(src_1))$
	SUB tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] - val(src_1)$
	MUL tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \cdot val(src_1)$
	XOR tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \oplus val(src_1)$
	AND tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \wedge val(src_1)$
	OR tar src_0 $\{src_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{R}[src_0] \vee val(src_1)$
	EQZ tar src	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] = 0 \\ 0, & \text{otherwise} \end{cases}$
	MSB tar src	$\mathcal{R}[tar] \leftarrow \begin{cases} 1, & \text{if } \mathcal{R}[src] \geq 2^{31} \\ 0, & \text{otherwise} \end{cases}$
	POW2 tar src	$\mathcal{R}[tar] \leftarrow 2^{\mathcal{R}[src]}$
Control Flow	JMP $\{dst\}$	$\mathtt{pc} \leftarrow val(dst)$
	BNZ src $\{dst\}$	$\mathtt{pc} \leftarrow \begin{cases} val(dst), & \text{if } \mathcal{R}[src] \neq 0 \\ \mathtt{pc}+1, & \text{otherwise} \end{cases}$
	PC tar $\{src\}$	$\mathcal{R}[tar] \leftarrow \mathtt{pc} + val(src)$; $\mathtt{pc} \leftarrow \mathtt{pc}+1$
	HALT	– no effect, pc unchanged –
	QED	– no effect, pc unchanged –
Memory	LOAD tar $addr_0$ $\{addr_1\}$	$\mathcal{R}[tar] \leftarrow \mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)]$
	STORE src $addr_0$ $\{addr_1\}$	$\mathcal{M}[\mathcal{R}[addr_0] + val(addr_1)] \leftarrow \mathcal{R}(src)$
$\mathcal{P}$ Input	INPUT tar	$\mathcal{R}[tar] \leftarrow x$ where $x \in \{0..2^{32}-1\}$ is chosen by $\mathcal{P}$
	ORACLE $\{id\}$	honest $\mathcal{P}$ privately calls oracle procedure $val(id)$; $\mathtt{pc} \leftarrow \mathtt{pc}+1$

$$val(x) \triangleq \begin{cases} x, & \text{if } x \text{ is an immediate} \\ \mathcal{R}[x], & \text{if } x \text{ is a register id} \end{cases}$$

ALU$([\![x]\!], [\![y]\!])$:

$[\![z]\!] \leftarrow [\![1]\!]$ ▷ z will in the end denote $x = 0$

for $i \in 0..31$:

$([\![1 - x_i]\!], [\![z]\!]) \leftarrow (1 - x_i) \cdot ([\![1]\!], [\![z]\!])$ ▷ Decompose x into bits and check if x is zero.

$[\![pow]\!] \leftarrow [\![1]\!]$ ▷ pow will in the end denote $2^y \bmod 2^{32}$

for $i \in 0..31$:

▷ Decompose y into bits, compute bit operations, multiply (with overflow), and compute 2^y

$$[\![2^i x \bmod 2^{32}]\!] = \sum_{j=0}^{31-i} 2^{i+j} \cdot [\![x_j]\!]$$

$[\![\delta_{pow}]\!] \leftarrow ((2^{(2^i)} \bmod 2^{32}) - 1) \cdot [\![pow]\!]$

$([\![y_i]\!], [\![(x \wedge y)_i]\!], [\![y_i \cdot (2^i x \bmod 2^{32})]\!], [\![\delta_{pow}]\!]) \leftarrow y_i \cdot ([\![1]\!], [\![x_i]\!], [\![2^i x \bmod 2^{32}]\!], [\![\delta_{pow}]\!])$

$[\![(x \vee y)_i]\!] \leftarrow [\![x_i]\!] + [\![y_i]\!] - [\![(x \wedge y)_i]\!]$

$[\![(x \oplus y)_i]\!] \leftarrow [\![(x \vee y)_i]\!] - [\![(x \wedge y)_i]\!]$

$[\![pow]\!] \leftarrow [\![pow]\!] + [\![\delta_{pow}]\!]$

prove $[\![x]\!] - \left(\sum_{i=0}^{31} 2^i \cdot [\![x_i]\!]\right) = [\![0]\!]$; prove $[\![y]\!] - \left(\sum_{i=0}^{31} 2^i \cdot [\![y_i]\!]\right) = [\![0]\!]$

return $\left([\![x+y]\!], [\![2^{32}+x-y]\!], \left(\sum_{i=0}^{31} [\![y_i \cdot (2^i x \bmod 2^{32})]\!]\right), [\![x \oplus y]\!], [\![x \wedge y]\!], [\![x \vee y]\!], [\![z]\!], [\![y_{31}]\!], [\![pow]\!]\right)$

ZK Memory

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

$[b], [i], [D]$

$[M_0]$

$[M_1]$

$[M_2]$

$[M_3]$

$[M_4]$

$[M_5]$

$[M_6]$

$[M_7]$

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

$[b], [i], [D] \rightarrow [M_i]$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

$[b], [4], [D]$

Tech. 2: P knows and helps

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$

$[b], [4], [D]$

Tech. 2: P knows and helps



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



Tech. 1: reuse and amortize

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



Tech. 1: reuse and amortize

ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



ZK Memory

Assuming a read-write memory with N slots, we propose BubbleCache:

$$O(N) \Rightarrow O(\log N) \text{ per access}$$



Begin again from the start


CPU
RAM



Continue!

USENIX Security 2024

Two Shuffles Make a RAM: Improved Constant Overhead Zero Knowledge RAM

Yibin Yang
Georgia Institute of Technology

David Heath
University of Illinois Urbana-Champaign



Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

“Two Shuffles (i.e., Permutations) Make a RAM”

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

"Two Shuffles (i.e., Permutations) Make a RAM"



Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

"Two Shuffles (i.e., Permutations) Make a RAM"



Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

"Two Shuffles (i.e., Permutations) Make a RAM"

$[0], [M_0]$
$[1], [M_1]$
$[2], [M_2]$
$[3], [M_3]$
$[4], [M_4]$
$[5], [M_5]$
$[6], [M_6]$
$[7], [M_7]$

$[4], [5]$

$[6], [M_6]$

$[2], [M_2]$

• • •

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

"Two Shuffles (i.e., Permutations) Make a RAM"

$[0], [M_0]$

$[1], [M_1]$

$[2], [M_2]$

$[3], [M_3]$

$[4], [M_4]$

$[5], [M_5]$

$[6], [M_6]$

$[7], [M_7]$

$[4], [5]$ $[6], [M_6]$ $[2], [M_2]$ • • •

Global final check

: cheat!

Constant-Overhead ZK Memory

Assuming a read-write memory with N slots, we propose a ZK memory:

$$O(N) \Rightarrow O(\log N) \Rightarrow O(1) \text{ per access}$$

"Two Shuffles (i.e., Permutations) Make a RAM"



(T denotes the time of accesses)

Simplifications:

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)

Record



Time = 1 Time = 2 Time = 3 Time = 4

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Total cost: $O(N + T)$

Simplifications: Perform $T = 4$ accesses to a ZK RAM with $N = 2$ slots

Read-Write($[1]$,$[D_0]$) Read-Write($[0]$,$[D_1]$) Read-Write($[0]$,$[D_2]$) Read-Write($[1]$,$[D_3]$)

Tech. 2: P knows and helps

Maintain triples: (index, value, timestamp)



Total cost: $O(N + T)$

Tech. 1: reuse and amortize

Concrete improvements over BubbleCache: $12-160\times$, depending on the network settings

Concrete improvements over BubbleCache:
$12\text{–}160\times$, depending on the network settings

"One Shuffle (i.e., Permutation) Makes a ROM"

Concrete improvements over BubbleCache:
$12–160\times$, depending on the network settings

"One Shuffle (i.e., Permutation) Makes a ROM"

ZK RAM and ROM over vectors

Total cost: $O(Nm + Tm)$ for T accesses and length-m vectors

ACM CCS 2023

Batchman and Robin:
Batched and Non-batched Branching for Interactive ZK

Yibin Yang
Georgia Institute of Technology, USA
yyang811@gatech.edu

David Heath
University of Illinois
Urbana-Champaign, USA
daheath@illinois.edu

Carmit Hazay
Bar-Ilan University, Ligero Inc., Israel
Carmit.Hazay@biu.ac.il

Vladimir Kolesnikov
Georgia Institute of Technology, USA
kolesnikov@gatech.edu

Muthuramakrishnan Venkitasubramaniam
Ligero Inc., USA
muthu@ligero-inc.com



🏆 Distinguished Paper Award

Batched Disjunctions

Batched Disjunctions

Containing 2 Branches and 1 Repetition





Batched Disjunctions

Containing 2 Branches and 1 Repetition

SHL
AND



I know the inputs that make **one of these two** circuits to produce an output of zero



Batched Disjunctions

Containing 2 Branches and 1 Repetition

SHL
AND



I know the inputs that make **one of these two** circuits to produce an output of zero



Straightforward-but-expensive approach:



Cost: $>2|C|$

Batched Disjunctions

Containing B Branches and 1 Repetition

SHL
AND
LT
XOR
…



$$O(B|C|)$$



Batched Disjunctions

Containing B Branches and R Repetition





$$O(RB|C|)$$

Batched Disjunctions

Containing B Branches and R Repetition



I know R inputs that make **one of these** B circuits to produce an output of zero



$$O(RB|C|)$$

$$O(B|C| + R|C|)$$




$[in_1]$
$[in_2]$
$[in_3]$
$[in_4]$
$[\ell_1]$
$[r_1]$
$[\ell_2]$
$[r_2]$
×
×
+
+


$[in_1]$
$[in_2]$
$[in_3]$
$[in_4]$
$[\ell_1]$
$[r_1]$
$[\ell_1 \cdot r_1]$
$[\ell_2]$
$[r_2]$
$[\ell_2 \cdot r_2]$
×
×
+
+



Topology vector: public and determined by the circuit

inner_product($\overrightarrow{tv}$, $[in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$


×
×
+
+
⋁
…
⋁
+
+
×
×
$\overrightarrow{tv_1}$
…
$\overrightarrow{tv_B}$



$$[in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]$$



$\exists i, \text{inner\_product}(\overrightarrow{tv_i}, [in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$



Tech. 2: P knows and helps



- $[i]$
-

$$\exists i, \text{inner\_product}(\overrightarrow{tv_i}, [in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$$





inner_product($[\overrightarrow{tv_i}]$,$[in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$



ZK ROM



$$\text{inner\_product}([\overrightarrow{tv_i}],[in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$$





inner_product($[\overrightarrow{tv_i}]$,$[in_1 \quad in_2 \quad in_3 \quad in_4 \quad \ell_1 \quad r_1 \quad \ell_1 r_1 \quad \ell_2 \quad r_2 \quad \ell_2 r_2]) = [0]$



ZK ROM



$[i_1][i_2]\cdots[i_R] \Rightarrow [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}]\cdots[\overrightarrow{tv_{i_R}}]$

$$\text{inner\_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \quad in_2^{(1)} \quad in_3^{(1)} \quad in_4^{(1)} \quad \ell_1^{(1)} \quad r_1^{(1)} \quad \ell_1^{(1)} r_1^{(1)} \quad \ell_2^{(1)} \quad r_2^{(1)} \quad \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner\_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \quad in_2^{(2)} \quad in_3^{(2)} \quad in_4^{(2)} \quad \ell_1^{(2)} \quad r_1^{(2)} \quad \ell_1^{(2)} r_1^{(2)} \quad \ell_2^{(2)} \quad r_2^{(2)} \quad \ell_2^{(2)} r_2^{(2)}]) = [0]$$

$$\cdots$$

$$\text{inner\_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \quad in_2^{(R)} \quad in_3^{(R)} \quad in_4^{(R)} \quad \ell_1^{(R)} \quad r_1^{(R)} \quad \ell_1^{(R)} r_1^{(R)} \quad \ell_2^{(R)} \quad r_2^{(R)} \quad \ell_2^{(R)} r_2^{(R)}]) = [0]$$



ZK ROM



$[i_1][i_2]\cdots[i_R] \Rightarrow [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}]\cdots[\overrightarrow{tv_{i_R}}]$

Total cost: $O(Nm + Tm)$ for T accesses and length-m vectors

$$\text{inner\_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \;\; in_2^{(1)} \;\; in_3^{(1)} \;\; in_4^{(1)} \;\; \ell_1^{(1)} \;\; r_1^{(1)} \;\; \ell_1^{(1)} r_1^{(1)} \;\; \ell_2^{(1)} \;\; r_2^{(1)} \;\; \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner\_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \;\; in_2^{(2)} \;\; in_3^{(2)} \;\; in_4^{(2)} \;\; \ell_1^{(2)} \;\; r_1^{(2)} \;\; \ell_1^{(2)} r_1^{(2)} \;\; \ell_2^{(2)} \;\; r_2^{(2)} \;\; \ell_2^{(2)} r_2^{(2)}]) = [0]$$

$$\cdots$$

$$\text{inner\_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \;\; in_2^{(R)} \;\; in_3^{(R)} \;\; in_4^{(R)} \;\; \ell_1^{(R)} \;\; r_1^{(R)} \;\; \ell_1^{(R)} r_1^{(R)} \;\; \ell_2^{(R)} \;\; r_2^{(R)} \;\; \ell_2^{(R)} r_2^{(R)}]) = [0]$$



ZK ROM



$[i_1][i_2]\cdots[i_R] \Rightarrow [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}]\cdots[\overrightarrow{tv_{i_R}}]$

$O(B|C| + R|C|)$

$$\text{inner\_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \;\; in_2^{(1)} \;\; in_3^{(1)} \;\; in_4^{(1)} \;\; \ell_1^{(1)} \;\; r_1^{(1)} \;\; \ell_1^{(1)} r_1^{(1)} \;\; \ell_2^{(1)} \;\; r_2^{(1)} \;\; \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner\_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \;\; in_2^{(2)} \;\; in_3^{(2)} \;\; in_4^{(2)} \;\; \ell_1^{(2)} \;\; r_1^{(2)} \;\; \ell_1^{(2)} r_1^{(2)} \;\; \ell_2^{(2)} \;\; r_2^{(2)} \;\; \ell_2^{(2)} r_2^{(2)}]) = [0]$$

$$\cdots$$

$$\text{inner\_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \;\; in_2^{(R)} \;\; in_3^{(R)} \;\; in_4^{(R)} \;\; \ell_1^{(R)} \;\; r_1^{(R)} \;\; \ell_1^{(R)} r_1^{(R)} \;\; \ell_2^{(R)} \;\; r_2^{(R)} \;\; \ell_2^{(R)} r_2^{(R)}]) = [0]$$



ZK ROM



$[i_1][i_2]\cdots[i_R] \Rightarrow [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}]\cdots[\overrightarrow{tv_{i_R}}]$

$O(B|C| + R|C|)$

$$\text{inner\_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \;\; in_2^{(1)} \;\; in_3^{(1)} \;\; in_4^{(1)} \;\; \ell_1^{(1)} \;\; r_1^{(1)} \;\; \ell_1^{(1)} r_1^{(1)} \;\; \ell_2^{(1)} \;\; r_2^{(1)} \;\; \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner\_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \;\; in_2^{(2)} \;\; in_3^{(2)} \;\; in_4^{(2)} \;\; \ell_1^{(2)} \;\; r_1^{(2)} \;\; \ell_1^{(2)} r_1^{(2)} \;\; \ell_2^{(2)} \;\; r_2^{(2)} \;\; \ell_2^{(2)} r_2^{(2)}]) = [0]$$

$O(R|C|)$

$\cdots$

$$\text{inner\_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \;\; in_2^{(R)} \;\; in_3^{(R)} \;\; in_4^{(R)} \;\; \ell_1^{(R)} \;\; r_1^{(R)} \;\; \ell_1^{(R)} r_1^{(R)} \;\; \ell_2^{(R)} \;\; r_2^{(R)} \;\; \ell_2^{(R)} r_2^{(R)}]) = [0]$$



$\overrightarrow{tv_1}$ ⋯ $\overrightarrow{tv_B}$

$O(B|C|)$

ZK ROM



$[i_1][i_2]\cdots[i_R] \rightarrow [\overrightarrow{tv_{i_1}}][\overrightarrow{tv_{i_2}}]\cdots[\overrightarrow{tv_{i_R}}]$

$O(B|C| + R|C|)$

$$\text{inner\_product}([\overrightarrow{tv_{i_1}}], [in_1^{(1)} \; in_2^{(1)} \; in_3^{(1)} \; in_4^{(1)} \; \ell_1^{(1)} \; r_1^{(1)} \; \ell_1^{(1)} r_1^{(1)} \; \ell_2^{(1)} \; r_2^{(1)} \; \ell_2^{(1)} r_2^{(1)}]) = [0]$$

$$\text{inner\_product}([\overrightarrow{tv_{i_2}}], [in_1^{(2)} \; in_2^{(2)} \; in_3^{(2)} \; in_4^{(2)} \; \ell_1^{(2)} \; r_1^{(2)} \; \ell_1^{(2)} r_1^{(2)} \; \ell_2^{(2)} \; r_2^{(2)} \; \ell_2^{(2)} r_2^{(2)}]) = [0]$$

$O(R|C|)$

$$\vdots$$

$$\text{inner\_product}([\overrightarrow{tv_{i_R}}], [in_1^{(R)} \; in_2^{(R)} \; in_3^{(R)} \; in_4^{(R)} \; \ell_1^{(R)} \; r_1^{(R)} \; \ell_1^{(R)} r_1^{(R)} \; \ell_2^{(R)} \; r_2^{(R)} \; \ell_2^{(R)} r_2^{(R)}]) = [0]$$



1. A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)

2. A zero-knowledge (ZK) read-write memory achieving optimal complexity

3. A zero-knowledge (ZK) branching protocol achieving optimal complexity



Alphabetic Order
Distinguished Paper Award
Co-first Authorship

Future Work

KHz

My PhD



Past

Hz

Future Work

MHz

GHz



KHz

My PhD

Past

Future Work

Hz

MHz

GHz



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship





Tech. 1: reuse and amortize
Tech. 2: P knows and helps

- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order
Distinguished Paper Award
1 Co-first Authorship





Tech. 1: reuse and amortize

- A zero-knowledge (ZK) full-toolchain system for any ANSI C program at ≈10KHz (≈**1000x**)
- A two-party computation (2PC) full-toolchain system for any assembly program at ≈1KHz (≈**1000x**)
- A zero-knowledge (ZK) read-write memory achieving optimal complexity
- A zero-knowledge (ZK) branching protocol achieving optimal complexity
- A zero-knowledge (ZK) CPU+RAM achieving optimal complexity (≈**100x**)



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship

Building Better Crypto VM

With the help of compilers, systems, PL, hardware, …



Building Better Crypto VM

With the help of compilers, systems, PL, hardware, …



Building Better Crypto VM

With the help of compilers, systems, PL, hardware, …



Building Better Crypto VM

With the help of compilers, systems, PL, hardware, …



Compiler

Efficiency

PL **Hardware**

Cryptography

AI **ML**

Network **Database**

Bioinfo **…**


Compiler
Efficiency
PL
Hardware
Cryptography
AI
ML
Privacy, Robustness
Network
Database
Bioinfo
…



The state-of-the-art ZKML (Hao et al. USENIX Security'24) uses my *open-sourced* ZK ROM to improve efficiency!



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship







Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



Alphabetic Order

Distinguished Paper Award

1 Co-first Authorship



[YH Security'24]
[YHKD EuroS&P'22]
[H[1]Y[1]DK S&P'21]

[YHHKV CCS'24]

[HHKVY Asiacrypt'24]
[YHHKV CCS'23]
[Yang ePrint'25]



[YPHK CCS'23]



[KLMRYZ ACNS'24]
[MKBMYRCZL NDSS'26]

[RY Asiacrypt'23]



[HY Eurocrypt'24]

[YBHKR S&P'25]

Alphabetic Order
Distinguished Paper Award
1 Co-first Authorship


Make cryptography *easily, efficiently, and securely* accessible for *everyone*, including those with "zero knowledge" in the field


Make cryptography *easily, efficiently, and securely* accessible for *everyone*, including those with "zero knowledge" in the field

Acknowledgements






















Thank you!

https://yibinyang.info